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Abstract—All the interconnected regulated systems are prone 
to impedance-based interactions making them sensitive to insta-
bility and transient-performance degradation. The applied control 
method affects significantly the characteristics of the converter in 
terms of sensitivity to different impedance interactions. This paper 
provides for the first time the whole set of impedance-type internal 
parameters and the formulas according to which the interaction 
sensitivity can be fully explained and analyzed. The formulation 
given in this paper can be utilized equally either based on mea-
sured frequency responses or on predicted analytic transfer func-
tions. Usually, the distributed dc-dc systems are constructed by 
using ready-made power modules without having thorough knowl-
edge on the actual power-stage and control-system designs. As a 
consequence, the interaction characterization has to be based on 
the frequency responses measureable via the input and output ter-
minals. A buck converter with four different control methods is 
experimentally characterized in frequency domain to demonstrate 
the effect of control method on the interaction sensitivity. The pre-
sented analytical models are used to explain the phenomena behind 
the changes in the interaction sensitivity. 
Index Terms—Buck converter, dynamic behavior, minor-loop 
gain, source/load interactions, stability. 
I. INTRODUCTION 
I T is well known since the early 1970s that the intercon-nected regulated systems are prone to instability and tran-
sient performance degradation due to the different impedance 
interactions within the system [l]-[20]. Most often, the in-
teractions are caused by the LC resonant circuits within the 
system such as the output impedance of the input filter con-
nected at the input terminal of a converter (i.e., source in-
teractions) [1]—[14] or the input impedance of the input filter 
of a downstream converter loading the upstream converter 
(i.e., load interactions) [15]—[18]. The instability and per-
formance degradation can occur also due to the interactions 
caused by the capacitors and inductors [19], [20]. The stabil-
ity problems are not only the property of regulated systems, 
but certain internal feedforward arrangements such as input-
voltage feedforward (IVFF) [21], [22] or constant-power-type 
load can make the direct-duty-ratio (DDR) controlled converter 
prone to instability even at open loop. 
The theoretical formulation for the source interactions has 
been laid down in the mid-1970s when Middlebrook published 
his famous input-filter-design rules [3], [4] based on the canon-
ical dynamic model of a switched-mode converter [23], and 
the extra-element theorem [24]. It was later observed in practice 
that the design rules are applicable as such only to the converters 
operating in continuous conduction mode (CCM) under direct-
duty-ratio control [6]-[9], [25]. Middlebrook launched also the 
concept known as minor-loop gain as a part of his design rules 
by means of which the stability of an input-filter-converter sys-
tem can be assessed. The impedance-based minor-loop gain has 
been extensively used also to study the stability of more general 
interconnected systems after its publication [26]-[29]. 
Specific impedance or admittance parameters [10], [19], im-
plied by the extra-element theorem [24], exist in a switched-
mode converter, characterizing the sensitivity of a converter to 
the impedance-based source and load interactions. These pa-
rameters are implicit, not measurable directly, and they may 
be dependent on the operation mode, and/or the state of exter-
nal/internal feedback or feedforward arrangements [19]. Their 
explicit forms cannot be easily found by applying the extra-
element theorem due to their complexity and implicit nature 
(see, e.g., [10]). Most conveniently, they can be obtained ap-
plying circuit theory as explained, e.g., in [19]. The source-
and load-affected transfer-function sets in [19] are incomplete, 
because the special impedance parameters that characterize the 
load effect on the converter input dynamics are not provided 
even though they are vital for understanding the full interaction 
mechanism. 
This paper introduces the full set of impedance/admittance 
parameters describing the sensitivity of a switched-mode con-
verter to the source and load interactions in a form applicable to 
any dc-dc converter based on measured frequency responses as 
well as on analytic models. Their dependence on the operation 
mode (i.e., continuous or discontinuous), the state of output-
side feedback, as well as the state of internal feedback and 
feedforward arrangements are defined. Based on their explicit 
forms, the differences in the interaction sensitivity of a buck 
converter under DDR, IVFF, peak-current mode (PCM), and 
PCM with output-current feedforward (OCF) control arrange-
ments are explicitly explained. These converters are introduced 
previously in more detail from the dynamic and design point 
of view in [13], [16], [17], [21], [25], [30], and [31] including 
the verification of their analytic models to the experimentally 
measured frequency responses. The given analytical models are 
selected direction of the output current [35] 
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Fig. 1. Two-port linear model of a conventional voltage-fed converter with 
nonideal source Zg and load Y¿. 
intended to be used to provide explanations for the phenomena 
demonstrated by means of comprehensive experimental mea-
surements. The comparability of the experiments is ensured 
by using the same power stage and changing only the control 
arrangement. The buck-type converter is taken as an example 
because it is the most frequently utilized building block in the 
distributed dc-dc systems [32]-[34]. 
All the measured frequency responses are given as Bode plots 
although the stability assessment can be performed most conve-
niently by using Nyquist plots as demonstrated explicitly in [27] 
and [28]. The stability assessment is not the main focus in this 
paper and the existence of stability in the converters can be easily 
determined even from the Bode plots when the corresponding 
impedances do not overlap each other. It shall be also noted 
that the Nyquist plot does not apply to assess the other kind of 
interactions discussed in this paper, where the impedance ratio 
is a part of the numerator in the interaction formulation. 
The rest of this paper is organized as follows. The general 
source- and load-affected dynamic representations of a conven-
tional voltage-fed converter are introduced and the property of 
the special impedance/admittance parameters is explained in 
Section II. The dynamic models of the buck converter with the 
named control methods and the explicit forms of the special 
parameters are given and discussed in Section III. The experi-
mental evidence is provided in Section IV, and the conclusions 
are drawn finally in Section V. 
II. SOURCE- AND LOAD-AFFECTED DYNAMIC 
REPRESENTATIONS 
The internal or unterminated dynamic representation of a 
conventional voltage-fed converter can be given by a set of 
transfer functions according to (1) being equally valid at open 
and closed loops. The set in (1) can be also represented by 
the linear two-port model shown in Fig. 1 inside the dashed 
box. The vectors [u\n i0 c]T and [i[n u0]T in (1) are the input-
variable and output-variable vectors, respectively, and the input 
variable c denotes the general control variable. The meaning 
of the different transfer functions can be deduced based on the 
variables present in the corresponding input and output vectors. 
The minus sign in front of the output impedance is due to the 
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The effect of the nonideal source can be found by computing 
{¿in from Fig. 1, and substituting it into (1) with the computed 
formula yielding 
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where the ideal input admittance Yin-oo a nd the input impedance 
at short-circuited output Y[n.sco are defined in (3) and (4), respec-
tively. Both of these admittances are independent of the state of 
output-side feedback and the properties of the load but Y[n.sco m 
(4) is dependent on the operation mode (i.e., CCM/DCM) and 
the internal feedback/feedforward arrangements 
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Correspondingly, the effect of nonideal load can be found by 
computing i0 from Fig. 1, and substituting it into (1) with the 
computed formula yielding 
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where the ideal output impedance Z0-oo a nd the output 
impedance at open-circuit input Z*_oci are defined in (6)-(8), 
respectively. Z*_oci is dependent on the state of output-side feed-
back, and therefore, it has different values at open loop Z°_oci 
(7) and closed loop Z^_oc[ (8), whereas Z^.^ (6) is independent 
of the state of output-side feedback and the source properties 
^"co-^oi 
• ^ O - O O — ^ 0 ~T~ 
7° 
o-oci + 
Gi T • 
10-0 -101-0 
y. 
1
 m-o 
^" io-c -^o i 
y. 
1
 m-c 
ZQ-C 
-Yr, 
Y*» -Mn-¡ 
(6) 
(7) 
(8) 
1
 m - c ± m - c 
The ideal input admittance Yín-oo m (3) characterizes the closed-
loop input admittance of the output-side feedback-controlled 
converter at the low frequencies, where the corresponding feed-
back loop gain Lout is high as depicted in (9). Therefore, it is 
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can be found from [31: pp. 285-290] 
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Fig. 2. Experimental buck converter. 
also known as an infinite-bandwidth input admittance. Sim-
ilarly, the ideal output impedance Z0_^ in (6) characterizes 
the closed-loop output impedance of the input-side feedback-
controlled converter at the low frequencies, where the corre-
sponding feedback loop gain L i n is high as depicted in (10). 
This type of feedback arrangement can be encountered in pho-
tovoltaic maximum-power-point tracking converters [36]. The 
high-gain feedback control changes the input or output terminal 
to have constant power property, where the ideal parameters 
represent the ohmic property of the corresponding terminal at 
low frequencies, i.e., |Y¡n-oc| ~ jf^- and \Z0.0 Io 
-Mn-c 
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III. DYNAMIC REPRESENTATIONS OF BUCK CONVERTER 
UNDER DIFFERENT CONTROL METHODS 
The buck-converter power stage with the defined component 
values is shown in Fig. 2. Detailed methods to model the open-
loop dynamic behavior of this converter under the different 
control arrangements can be found, e.g., from [31]. The duty 
ratio of the buck converter can be solved from (11) when the 
input and output voltages and the load current are defined. The 
analytical models given in this paper are valid in CCM. The 
discontinuous-mode (DCM) models can be found, e.g., from 
[31]. 
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A. DDR-Controlled Buck Converter 
The set of open-loop transfer functions of the DDR-controlled 
buck converter can be given according to (12) applying the state-
space averaging method [23], [31]. The validity of the analytic 
models in (12) is verified, e.g., in [31, pp. 95-107]. The detailed 
description of the control design and the controller parameters 
The special parameters can be solved according to (3), (4), 
(6)-(8) by means of the open-loop transfer functions in (12) 
yielding (13)—(17) when all of them are given as impedances. 
The open-loop Z°_oci (16) corresponds to the impedance of the 
output capacitor, whereas the closed-loop Z^_oci (17) cannot be 
explicitly given in symbolic form due to its dependence on the 
state of feedback. The formulations shown in (5) imply that 
the increase in output capacitance decreases the load effect on 
the input impedance. The lowest input-side impedance value— 
especially at the low frequencies—is Z[n.sco (14), which easily 
interacts with the input filter affecting the output impedance as 
discussed, e.g., in [13] 
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The DDR-controlled buck converter is occasionally utilized 
as a bus converter in distributed dc-dc systems, operating at open 
loop with a fixed duty ratio. Its open-loop input impedance (18) 
can be significantly affected by the load impedance accord-
ing to (19), where \RL\ represents the ohmic property of the 
load impedance, which can be the conventional resistance or 
the negative incremental input resistance of the regulated down-
stream converter. Therefore, the low-frequency phase of the 
input impedance may start from —180° even at open loop when 
loaded by another regulated converter. As a consequence, the 
input filter might cause the converter to become unstable [13] 
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B. IVFF-Controlled Buck Converter 
The IVFF-controlled converter is derived from the corre-
sponding DDR-controlled converter by providing feedforward 
from the input voltage as explained in detail in [21]. The set of 
open-loop transfer functions are given in (20), where the duty-
ratio and input-voltage-feedforward gains are denoted by F^ 
and q\F, respectively. The validity of the analytic models in (20) 
is demonstrated in [21] including also the explicit information 
on the applied control system 
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the PWM modulator time-base components. 
The special parameters can be solved according to (3), 
(4) and (6)-(8) by means of the presented open-loop trans-
fer functions in (20) yielding (21)-(24) when all of them are 
given as impedances. The IVFF control is basically designed 
in such a way that the audiosusceptibility is nullified [21], 
i.e., D - F^ q¡F UE « 0. As a consequence, the input-side 
impedances [Z-m.0 (20), Zin.c (9), Zin.sco (22), and Zin<¡0 (21)] 
are the same equaling -(UE/DI0). In addition, the open-loop 
Z°_oci (24) equals the open-loop output impedance Z0.0, and the 
closed-loop Zc0_oci (25) equals the closed-loop output impedance 
Z0.c, while Zm-oo (21) and Zo^ (23) are the same as defined 
for the DDR-controlled converter in (13) and (15), respectively. 
The design of the feedforward gains in such a way that the au-
diosusceptibility is perfectly nullified is not possible. Therefore, 
Zin.sco (22) may not equal the other input impedances perfectly 
due to the low value of the output impedance especially at low 
frequencies [see (4)]. Based on (14) and (22), it can be stated 
that Z^_sco > Z^_s^0 yielding reduced interactions compared to 
the DDR-controlled converter 
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An IVFF-controlled buck converter is occasionally used as a 
bus converter in dc-dc distributed systems due to its ability to 
maintain the output voltage at acceptable level without output-
voltage feedback despite the changes in input voltage [22]. 
However, the negative-incremental-resistance property of the 
converter input terminal makes it prone to instability due to the 
input-filter interactions even at open loop. 
C. PCM-Controlled Buck Converter 
The detailed methods to model the dynamics of the PCM-
controlled converter can be found, e.g., from [31] according to 
which the set of open-loop transfer function can be given as in 
(26) shown at the bottom of the page, where the duty-ratio gain 
FFC, the inductor-current feedback gain qPC, and the IVFF 
gain qPC are defined in (27)-(29), respectively. The accuracy 
of the analytic models in (26) is validated in [31, pp. 146-157]. 
The detailed description of the control design and the controller 
parameters can be found from [31, pp. 290-295] 
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The special parameters can be solved according to (3), (4), 
(6)-(8) by means of the open-loop transfer functions in (26) 
yielding (30)-(34) when all of them are given as impedances. 
The inductor-current-loop compensation (Mc = DUE/2L) is 
usually designed in such a way that the audiosusceptibility 
is nullified [30], i.e., D - FFCqpcUE « 0. Consequently, all 
the input-side impedances (Zin.o(20), Zin.c(9), Zin.sco (31), 
and Zm-oo (30)) are the same equaling -(UE/DF)- Further-
more, the open-loop Z°_oci (33) equals the open-loop output 
impedance Z0.0 (20), and the closed-loop Zc0_oci (34) equals 
the closed-loop output impedance Z0.c (9), respectively, while 
Zin-oo (30) and Z0-oo (32) are the same as in the DDR-controlled 
converter in (13) and (15). 
The design of the inductor-current-loop compensation in such 
a way that the audiosusceptibility is perfectly nullified is not pos-
sible. This imperfectness does not affect Z[ncsco (31) similarly 
as Z¡F_SC0 (22), because the open-loop output impedance of the 
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PCM-controlled converter is large at the low frequencies [see 
(4)] 
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D. PCM-OCF-Controlled Buck Converter 
The dynamic models for the PCM-OCF-controlled converter 
can be derived based on the PCM-controlled converter models 
as instructed in detail in [30]. When the gain of the output-
current-feedforward loop is taken as unity and the equivalent 
current-sensing resistor (i?si) are equal, the set of open-loop 
transfer functions can be given by (35). The accuracy of the 
analytic models in (35) as shown at the bottom of the page, is 
validated in [30]. The detailed description of the control design 
and the controller parameters can be found from [30]. 
The special parameters can be solved according to (3), (4), 
(6)-(8) by means of the open-loop transfer functions in (35) 
yielding (36)-(40) when all of them are given as impedances. 
The inductor-current-loop compensation (Mc = DUE/2L) is 
usually designed in such a way that the audiosusceptibility is 
nullified [30], i.e., D - FpcqP CUE « 0. As a consequence, all 
the input-side impedances [Zin.0 (35),Zin.c (9), Zin.sco (37), and 
Zin.oo (36)] are the same equaling -(UE/DL0). The open-loop 
Z°_oci (39) equals the open-loop output impedance Z0.0 (35), 
and the closed-loop Zc0_oci (40) equals the closed-loop output 
impedance Z0.c (9). Zm-oo (36) and Zo.^ (38) are the same as 
in the DDR-controlled converter in (13) and (15). 
The perfect nullification of the audiosusceptibility is diffi-
cult to obtain in practice as discussed previously. Therefore, 
•^mCscoCF (31) may not equal the other input impedances as in 
the case of the PCM-controlled converter, because the open-loop 
output impedance (35) is small by design [see (4)]. This means 
that the PCM-OCF-controlled converter may be more sensitive 
to source effects than the pure PCM-controlled converter 
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E. Theoretical Discussions 
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The main interaction formulations are collected in (41)-(44), 
where the superscripts "S" and "L" denote load and source-
affected transfer functions, respectively. The source- and load-
side minor-loop gains are ZsYm and Z0YL, respectively. The 
source-induced instability typically occurs, when the source 
impedance exceeds the ideal input impedance Zm-oo of the con-
verter, which is well known already from the early 1970s [1]. The 
reasons for the load-imposed instability are more complicated 
(see, e.g., [16]). The minor-loop gains form an impedance-based 
sensitivity function [i.e., 1/(1 + ZY)], which causes peaking 
if the gain and/or phase margins of the minor-loop gain are 
small affecting the corresponding source or load-affected trans-
fer function in (41)-(44) (see, e.g., [19] and [27]) 
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The high input-noise attenuation (i.e., Gi0-0 <C 1 (1)) in IVFF-, 
PCM-, and PCM-OCF-controlled buck converter makes all 
the input-side impedances as well as the relevant output-side 
impedances to equal each other. As a consequence, the inter-
action propagation between the input and output terminals is 
prevented. In (41)-(44), this means that the numerator and de-
nominator polynomials are the same, thus canceling each other. 
This phenomenon explains the observed lack of input-filter in-
teractions in [6] and [7]. The DDR control in a buck converter 
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does not produce similar property, and therefore, the DDR-
controlled buck converter is very sensitive to source and load 
interactions. 
The output-voltage-loop-gain sensitivity to the load 
impedance is determined by the shape of the magnitude of the 
open-loop output impedance. In the DDR- and IVFF-controlled 
buck converters, the open-loop output impedances are the same 
if the power stages are identical [see (12) and (20)]. This output 
impedance has low magnitude at low frequencies and resonant 
peaking at the converter resonant frequency. As a consequence, 
the output-voltage loop gain is most sensitive to the load interac-
tions in the vicinity of the resonant frequency, where the output 
impedance has the highest value. The low-frequency magnitude 
of the PCM-controlled converter output impedance is known to 
be high due to its current-output nature [see (26)]. Therefore, 
the output-voltage loop gain is most sensitive to the load inter-
actions at the low frequencies. The open-loop output impedance 
of the PCM-OCF-controlled converter is small [see (35)] due to 
the lack of resonant behavior. Thus, the output-voltage loop gain 
of the PCM-OCF-controlled converter is extremely insensitive 
to the load interactions. 
IV. EXPERIMENTAL EVIDENCE 
The experimental frequency-response (FR) measurements 
were performed by using Venable Industries' FR analyzer Model 
3120 with an impedance measurement kit. The buck power stage 
is given in Fig. 2. A single-stage LC filter is connected at the 
converter input terminal composing of a 500-/iH inductor with 
an equivalent series resistance (ESR) of 0.2 Q, and a 200-/iF ca-
pacitor with an ESR of 45 mi]. The series LC circuit connected 
at the converter output terminal composes of a 230-/iH inductor 
with an ESR of 0.1 Ü, and a 440-/iF capacitor with an ESR of 
10 mO. The output-voltage loop gains are designed to be close 
to each other at the input voltage of 50 V having the crossover 
frequency approximately at 10 kHz. The measurements are per-
formed under the operating condition, where the converter input 
impedance is the lowest, i.e., at the input voltage of 20 V and 
full output power of 25 W, thus maximizing the input-side inter-
actions. The measured output-voltage loop gains are presented 
in Fig. 3 showing that the voltage-loop crossover frequency of 
the DDR-controlled converter has reduced by 4 kHz from the 
nominal condition due to the reduction in input voltage. The 
loop gains of the PCM- and IVFF-controlled converter are not 
affected by the reduction in input voltage, which is the character-
istic property of PCM and I VFF controls. The original output-
voltage responses of the buck converter under different control 
methods at the input voltage of 20 V are given in Fig. 4. The 
behavior of the output-voltage responses reflects the behavior 
of the closed-loop output impedances given in the subsequent 
sections as explained in detail in [31, pp. 266-268]. 
Fig. 5 shows the measured closed-loop input impedances of 
the buck converter under different control methods including the 
output impedance of the input filter. The resonant frequency of 
the input LC filter (500 Hz) was intentionally chosen to be close 
to the resonant frequency of the converter (900 Hz). Fig. 4 shows 
that the converters are stable (i.e., Zs < Z[n-C). The behavior 
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Fig. 7. Measured input-side impedances of the DDR-controlled buck con-
verter with the output impedance of the input filter. 
of the phase of the input impedance of the DDR-controlled 
converter differs significantly from the phase behavior of the 
other converters as discussed earlier. 
The measured open-loop audiosusceptibilities are illustrated 
in Fig. 6. The figure shows that the IVFF-controlled converter 
has the highest input-noise attenuation at low frequencies but 
the resonant behavior causes reduction in the attenuation in the 
vicinity of the resonant frequency. The figure shows also that the 
input attenuation of the DDR-controlled converter is the worst 
at the resonant frequency. 
A. DDR-Controlled Buck Converter 
The measured open-loop Z-in_0, closed-loop Z-in_c, and short-
circuit Z[n.sco input impedances of the DDR-controlled con-
verter with the input-filter output impedance are shown in Fig. 7. 
It can be observed that the filter output impedance intersects with 
the open- and short-circuit input impedances, which means that 
the output-voltage loop gain and the output impedance would 
be affected. The peak of the input-filter output impedance is rel-
atively close to the magnitude of the converter closed-loop input 
impedance, which implies peaking in the impedance-based sen-
10 10 
Frequency (Hz) 
Fig. 8. Measured output impedances of the DDR-controlled converter (solid 
lines: the unaffected impedances, dashed lines: the source-affected impedances). 
sitivity function affecting the closed-loop output impedance. 
The corresponding source-affected loop gain is shown in [17] 
validating the implication extractable from Fig. 7 (i.e., Zin_0 
intersects with Zs). 
Fig. 8 shows the measured unaffected (solid line) and source-
affected (dashed line) output impedances: the peaking in the 
open-loop output impedance is caused by the filter output and the 
converter short-circuit input impedance intersection, whereas 
the dipping is caused by the filter output and the converter 
open-loop input impedance intersection. The closed-loop out-
put impedance peaking is caused by the intersection of the filter 
output and the converter short-circuit input impedance as well as 
the peaking in the impedance-based sensitivity function. It can 
be observed that the peaking in the closed-loop input impedance 
is clearly higher than in the open-loop output impedance. The 
behavior of the output impedances also demonstrates that the 
short-circuit impedance is not dependent on the state of feed-
back as previously discussed. Figs. 7 and 8 clearly show that 
the short-circuit input impedance is the usual source of input-
filter interactions affecting the load-transient performance as 
discussed in [13]. 
Fig. 9 shows all the measured DDR-controlled-converter out-
put impedances (i.e., Z0.0 , Z0-c, ^o-oo, ^o-oci> a n d ^o-oci) a s w e l 1 
as the input impedance (Z¿) of the series resonant circuit con-
nected at the converter output terminal. The open-loop Z°_oci 
is clearly the impedance of the output capacitor as predicted in 
(16). At the low frequencies, Z0_^ has the property of resis-
tance depicting the constant-power nature of the input-current-
controlled converter as discussed in Section II. The closed-loop 
ZQ_OCÍ is higher than the closed-loop output impedance Z0.c 
determining the stability behavior of the converter in the case 
of the load interactions. Furthermore, the load impedance Z¿ 
intersects with the open-loop, ideal, and open-circuit output 
impedances, implying that the output-voltage loop gain as well 
as the open- and closed-loop input impedances are affected. The 
level of the affection in the output-voltage loop gain can be found 
from [17]. Fig. 10 shows that the open- and closed-loop input 
impedances are affected by the resonant load as a comparison to 
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Fig. 7. The magnitude and phase behaviors of the closed-loop in-
put impedance Zin.c and the filter output impedance Zs indicate 
that the converter is close to instability due to the simultaneous 
source and load interactions as will be demonstrated later. 
Fig. 11 shows the output-voltage responses of the DDR-
controlled converter to the constant-current-type load change 
at different combinations of the input and load-side LC-type 
impedances. The initial dip in the output-voltage responses is 
clearly not changed despite the changes in the output impedance 
compared to the original response in Fig. 11(a). The resonant be-
havior of the closed-loop output impedance in Fig. 8 within the 
control bandwidth affects the settling behavior [see responses 
in Fig. 11(b) and (c)]. The responses in Fig. 11(c) and (d) show 
that the time-domain responses do not provide information on 
the robust stability of the converter, because the only difference 
between them is the lightly prolonged decaying of oscillation 
although there are significant differences in the robustness of 
stability as shown explicitly in Fig. 12. 
The minor-loop gains measured at the input Mf
 c and output 
M^c of the converter are presented in Fig. 12(a) as Bode plots 
and in Fig. 12(b) as Nyquist plots, where the subscript "LC" 
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Fig. 11. Measured output-voltage responses to the constant-current-type load 
change from 0.2 to 2.5 A (250 mA//xs) as the consequence of source and load 
interactions. 
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Measured input impedances of the IVFF-controlled converter with 
filter output impedance. 
means that both of the resonant circuits affect the converter 
simultaneously. Fig. 12 clearly shows that both of the minor-
loop gains equally indicate that the converter is stable. The input-
side minor-loop gain contains 40 data points/decade and the 
output side contains only 20 data points/decade. This difference 
is clearly visible in Fig. 12(b) reducing the accuracy of the 
Nyquist plot information. 
As an example, the measured and predicted ideal input 
impedance Z-^.^ and the input impedance at short-circuited 
output Zm-sco are presented in Fig. 13. The experimental re-
sponses are computed according to (3) and (4) by means of the 
corresponding measured open-loop frequency responses. The 
predictions are computed based on the component values of the 
power stage in Fig. 2 according to (13) and (14). The accuracy 
of the predictions is quite satisfactory. 
B. IVFF-Controlled Converter 
Fig. 14 presents the measured input impedances of the IVFF-
controlled converter illustrating that the input impedances are 
not equal as they would be if the audiosusceptibility is perfectly 
nullified. The short-circuit input impedance is slightly reduced 
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Fig. 15. Measured open- and closed-loop output impedances 
well as open (dotted line)- and closed-loop (dashed line) open 
impedances. 
(solid line) as 
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Fig. 16. Measured input impedances of the PCM- and PCM-OCF-controlled 
converters. 
as discussed in Section III but it is, however, significantly larger 
than the short-circuit input impedance of the DDR-controlled 
converter (see Fig. 7) implying reduced source interactions as 
shown explicitly in [21]. 
Fig. 15 shows the measured output Z0.x and open-circuit out-
put Z*_oci impedances of the IVFF-controlled converter illus-
trating that both the open- and closed-loop impedances as pairs 
are quite close to each other, preventing the load impedance 
to interact with the input impedance as discussed earlier and 
demonstrated in [17]. 
C. PCM-Controlled Converters 
The measured input impedances of the PCM- and PCM-OCF-
controlled converters are presented in Fig. 16 showing that the 
input impedances of a PCM-controlled converter are essentially 
the same. This explains the converter invariance to the source 
impedance interactions as discussed earlier in Section III. The 
figure illustrates that the short-circuit input impedance of the 
PCM-OCF-controlled converter is reduced, because the input-
noise attenuation is not perfect (see Fig. 6) and the open-loop 
10 
Frequency (Hz) 
Fig. 17. Measured open- and closed-loop output impedances of the PCM-
OCF-controlled converter. 
output impedance is small (see Fig. 17) as previously discussed 
in Section III. It can be observed in Fig. 16 that the input-
filter output impedance intersects with the short-circuit input 
impedance, and therefore, the output impedances would be 
slightly affected as explicitly shown in Fig. 17. The resonant 
peaking in the open- and closed-loop output impedances is the 
same indicating that the peaking in the input-side minor-loop 
gain has not affected the closed-loop output impedance but the 
origin of the affection is solely the intersection of the short-
circuit input impedance and the filter output impedance. The 
resonant behavior at the output impedance is so insignificant 
that it does not affect the load-transient behavior. 
The output-side impedances (i.e., Z0_0, Z0_c, Z°_oci, and 
^o-oci) w o u ld behave as pairs in the same way as shown in 
Fig. 15 meaning that the load impedance does not affect the 
input impedance as demonstrated in [30] and discussed earlier 
in Section III. 
V. CONCLUSION 
The main purpose of this paper is to demonstrate that the 
control method has a significant impact on the source- and load-
impedance interactions in the converter. A buck converter was 
chosen as an example, because it is the most common build-
ing block in dc-dc distributed systems. The ready-made power 
modules are very often provided with limited information on 
their internal components and control methods necessitating the 
dynamic characterizing to be based on measured frequency re-
sponses. Therefore, the study in this paper was based only on 
the measured frequency responses. The given analytic models 
were used as media to explain the observed phenomenon in an 
understandable manner. The validation of the given small-signal 
models is performed earlier in the named sources. 
This paper provided a comprehensive study on the effect 
of the control method on the impedance-based interactions in 
a buck converter operating in CCM. The authors of [25] show 
that even the change in operational mode from continuous to dis-
continuous mode in a DDR-controlled buck converter reduces 
the interactions. The observed interaction-sensitivity reduction 
in a PCM-controlled converter was explained to origin from 
the fact that all the input-side impedances are the same and 
the output-side impedances pair-wise the same effectively can-
celing the interactions. It was also stated that the small output 
impedance in the IVFF- and PCM-OCF-controlled converters 
reduces the short-circuit input impedance thus making the con-
verter slightly more sensitive to the source interactions than 
the PCM-controlled converter. The most interaction sensitive 
converter is the DDR-controlled converter due to the internal 
resonant behavior and the low input-noise attenuation. It is ob-
vious that the low-loss design would boost the resonant behavior 
and thereby increase the interaction sensitivity. It was also ex-
plicitly demonstrated that the input- and output-side minor-loop 
gains equally predict the stability of the converter. 
The comprehensive validation of the analytic models was out 
of scope of this paper but as an example it was demonstrated that 
the special impedance parameters can be computed based on the 
measured frequency responses. The comparison to the predicted 
and measured responses indicated good accuracy between the 
measurements and predictions. The derivation of the special 
impedance parameters shows that the correctness of the basic 
analytic models implies also the correctness of the analytic mod-
els of the special parameters, because they are interconnected. 
It is also worth noting that the special impedance parameters 
cannot be measured directly but only computed based on the 
measured frequency responses of which they are composed. 
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